Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

(currently amended) A finite impulse response filter

Listing of Claims:

1

cell, having at least three inputs and at least two outputs, 2 the finite impulse response filter cell coupled to receive a 3 clocking signal, comprising: 4 a multiplexer having at least two multiplexer inputs and 5 an output, the multiplexer operable at substantially half the 6 clocking signal rate, each of the at least two multiplexer 7 inputs coupled to one of the at least three inputs of the 8 9 finite impulse response filter cell; a multiplier including an output and at 10 multiplier inputs, the first multiplier input receiving a 11 coefficient signal representing a FIR coefficient, the second 12 multiplier input coupled to one of the at least three inputs 13 of the finite impulse response filter cell; 14 15 a summer having at least two summer inputs and an output, the first and second summer inputs coupled to receive the 16 multiplexer output and the multiplier output; [and] 17 at least two slave sample and hold circuits each having a 18 slave input and a slave output, the at least two slave inputs 19 of the plurality coupled to the summer output, the at least 20 two slave outputs couple to form the at least two outputs of 21 22 the finite impulse response filter cell, each slave sample and

- 23 hold circuit operable at substantially half the clocking
- 24 signal rate; and
- 25 a conversion circuitry coupled to the second multiplier
- 26 input, the conversion circuitry operable to convert a digital
- 27 value at the second multiplier input into an analog signal.
- 1 2. (original) The finite impulse response filter of
- 2 claim 1, wherein each coefficient signal comprises a digital
- 3 value.

1

(canceled)

- 1 4. (currently amended) A finite impulse response filter
- 2 cell, having at least two inputs and an output, the finite
- 3 impulse response filter cell coupled to receive a clocking
- 4 signal, comprising:
- 5 a multiplier including an output and at least two
- 6 multiplier inputs, the first multiplier input receiving a
- 7 coefficient signal representing a FIR coefficient, the second
- 8 multiplier input coupled to one of the at least two inputs of
- 9 the finite impulse response filter cell;
- a summer having at least two summer inputs and an output,
- 11 the first summer input coupled to receive the multiplier
- 12 output, the second summer input coupled to one of the at least
- 13 two inputs of the finite impulse response filter cell;
- 14 at least two slave sample and hold circuits each having a
- 15 slave input and a slave output, the at least two slave inputs
- 16 coupled to the summer output, each slave sample and hold
- 17 circuit operable at half the clocking signal rate; [and]
- a multiplexer having at least two multiplexer inputs and
- 19 an output, each of the at least two slave outputs coupled to
- 20 one of the at least two multiplexer inputs, the multiplexer
- 21 operable at half the clocking signal rate, the multiplexer

- 22 output couples to form the output of the finite impulse
- 23 response filter cell; and
- 24 a conversion circuitry coupled to the second multiplier
- 25 input, the conversion circuitry operable to convert a digital
- 26 value at the second multiplier input into an analog signal.
- 1 5. (original) The finite impulse response filter of
- 2 claim 4, wherein each coefficient signal comprises a digital
- 3 value.

1

6. (canceled)

- 7. (original) A finite impulse response filter having
- 2 an input and an output, comprising:
- a master sample and hold circuit including a master
- 4 input and a master output, the master input coupled to form
- 5 the input of the finite impulse response filter, the master
- 6 sample and hold circuit operable to sample a first input
- 7 signal and hold the value of the first input signal on the
- 8 master output for a first predetermined period of time, the
- 9 master sample and hold circuit operable at a clock speed;
- 10 at least two slave sample and hold circuits, each of
- 11 the at least two slave sample and hold circuits comprising a
- 12 slave input and a slave output, each the at least two slave
- inputs coupled to the master output, each of the at least two
- 14 sample and hold circuits operable to sample the master output
- 15 signal and hold the value of the signal on the plurality of
- 16 slave outputs for a second predetermined period of time, the
- 17 at least two slave sample and hold circuits operable at
- 18 substantially 1/k times the clock speed of the master sample
- 19 and hold circuit, where k equals the number of slave sample
- 20 and hold circuits;

a first multiplexer, having at least two first multiplexer inputs and a first multiplexer output, each of the at least two first multiplexer inputs coupled to one of the at least two slave outputs, the first multiplexer operable at substantially 1/k times the clock speed of the master sample and hold circuit; and

at least one tap block having a tap block input and a tap block output, the tap block input coupled to the first multiplexer output, the at least one tap block, comprising,

a multiplier having a first and a second multiplier input and an multiplier output, the first multiplier input coupled to the tap block input, the second multiplier input coupled to receive a coefficient signal representing a FIR coefficient,

a summer including an output and a first and a second summer input, the first input coupled to the multiplier output,

at least two slave sample and hold circuits, each of the at least two slave sample and hold circuits comprising a slave input and a slave output, each the at least two slave inputs coupled to the summer output, the at least two slave sample and hold circuits operable at substantially 1/k times the clock speed of the master sample and hold circuit, where k equals the number of slave sample and hold circuits,

45

46

47

48

49

50

51

52

a second multiplexer, having at least two second multiplexer inputs and a second multiplexer output, each of the at least two second multiplexer inputs coupled to one of the at least two slave outputs of the tap block, the second multiplexer operable at substantially 1/k times the clock speed of the master sample and hold circuit, the second multiplexer output coupled to form the tap block output, the tap block output couples to form a filter output.

- 1 8. (original) The finite impulse response filter of 2 claim 7, wherein each coefficient signal comprises a digital 3 value.
- 9. (original) The finite impulse response filter of claim 7, further comprises a conversion circuitry coupled to the second multiplier input, the conversion circuitry operable to convert a digital value at the second multiplier input into an analog signal.
- 1 10. (original) An finite impulse response filter having 2 an output, comprising:
- a master sample and hold circuit including a master input and a master output, the master input coupled to the input of the finite impulse response filter, the master sample and hold circuit operable to sample a first input signal and hold the value of the first input signal on the master output for a first predetermined period of time, the master sample and hold circuit operable at a clock speed;
- a plurality of slave sample and hold circuits, each 10 of the plurality of slave sample and hold circuits comprising 11 a slave input and a slave output, each of the plurality of 12 sample and hold circuits operable to sample a signal and hold 13 the value of the signal on the plurality of slave outputs for 14 a second predetermined period of time, the plurality of slave 15 sample and hold circuits operable at substantially half the 16 17 clock speed of the master sample and hold circuit;
- a first pair of the plurality of slave sample and hold circuits having each slave input directly connected to the master output;
- a plurality of multiplexers, each comprising at least a first and second multiplexer input and an multiplexer output, the first multiplexer operable at substantially half

- 24 times the clock speed of the master sample and hold circuit,
- 25 each first and second multiplexer inputs coupled to one pair
- 26 of slave outputs;
- a plurality of multipliers, each of the plurality of
- 28 multipliers including an output and a first and a second
- 29 multiplier input, each first multiplier input receiving a
- 30 coefficient signal representing a FIR coefficient, each second
- 31 multiplier input coupled to the output of the first
- 32 multiplexer of the plurality of multiplexers; and
- a plurality of summers, each of the summers
- 34 including an output and a first and a second summer input,
- 35 each first summer input coupled to one of the plurality of
- 36 multiplier outputs, the second summer input of the first
- 37 summer couples to ground, each remaining second summer inputs
- 38 coupled to one of the plurality of multiplexer outputs, each
- 39 pair of slave inputs succeeding the first pair of slave inputs
- 40 connected to one of the plurality of summer outputs;
- 41 the number of plurality of slave sample and hold
- 42 circuits equals 2N, the number of plurality of multiplexers
- 43 equals N, the number of plurality of summers equals N, the
- 44 number of plurality of multipliers N+2;
- 45 the multiplexer output of the last one of the
- 46 plurality of multiplexers couples to form the output of the
- 47 finite impulse response filter.
- 1 11. (original) The finite impulse response filter of
- 2 claim 10, wherein each coefficient signal comprises a digital
- 3 value.
- 1 12. (original) The finite impulse response filter of
- 2 claim 10, further comprises a conversion circuitry coupled to
- 3 the second multiplier input, the conversion circuitry operable

- 4 to convert a digital value at the second multiplier input into
- 5 an analog signal.
- 1 13. (original) A method of making an finite impulse
- 2 response filter which has an output, comprising the steps of:
- 3 coupling an input signal to a master input of a
- 4 master sample and hold circuit;
- directly connecting a master output of the master
- 6 sample and hold circuit to a plurality of slave sample and
- 7 hold circuits;
- 8 multiplexing the plurality of slave sample and hold
- 9 circuit output signals;
- 10 directly connecting the multiplexed output to at
- 11 least one tap block cell having a first and second input and
- 12 an output, including a multiplier, a summer, a plurality of
- 13 slave sample and hold circuits and a multiplexer;
- supplying a fixed tap coefficient signal to an input
- 15 of the multiplier;
- multiplying the first input of the tap block cell
- 17 and the fixed tap coefficient signal;
- summing an output of the multiplier with the second
- 19 input of the tap block cell;
- 20 connecting an output of the summer to the inputs of
- 21 the plurality of slave sample and hold inputs of the tap block
- 22 cell;
- connecting the slave outputs of the plurality of
- 24 slave sample and hold circuits to the plurality of multiplexer
- 25 inputs of the multiplexer in the tap block; and
- 26 multiplexing the slave output signals to generate
- 27 the finite impulse response filter output.
- 1 14. (original) The method of claim 13, wherein the first
- 2 input of the first tap block cell is grounded.